外文翻譯--AT89C2051功能特性【中英文文獻(xiàn)譯文】
外文翻譯--AT89C2051功能特性【中英文文獻(xiàn)譯文】,中英文文獻(xiàn)譯文,外文,翻譯,at89c2051,功能,特性,中英文,文獻(xiàn),譯文
AT89C2051 Description
The AT89C2051 is a low-voltage, high-performance CMOS 8-bit micr-ocomputer with 2 Kbytes of Flash programmable and erasable read only m-emory (PEROM). The device is manufactured using Atmel’s high density nonvolatile memory technology and is compatible with the industry standar-d MCS-51? instruction set and pinout. By combining a versatile 8-bit CP-U with Flash on a monolithic chip, the Atmel AT89C2051 is a powerful microcomputer which provides a highly flexible and cost effective solutiont-o many embedded control applications.
The AT89C2051 provides the following standard features: 2 Kbytes ofFlash, 128 bytes of RAM, 15 I/O lines, two 16-bit timer/counters, a five v-ector two-level interrupt architecture, a full duplex serial port, a precision analog comparator, on-chip oscillator and clock circuitry. In addition, the A-T89C2051 is designed with static logic for operation down to zero freque-ncy and supports two software selectable power saving modes. The Idle M-ode stops the CPU while allowing the RAM, timer/counters, serial port an-d interrupt system to continue functioning. The Power Down Mode saves the RAM contents but freezes the oscillator disabling all other chip functio-ns until the next hardware reset. Pin Configuration：
Oscillator Characteristics
XTAL1 and XTAL2 are the input and output, respectively, of an inverti-ng amplifier which can be configured for use as an on-chip oscillator, as s-hown in Figure 1. Either a quartz crystal or ceramic resonator may beused. To drive the device from an external clock source, XTAL2 should b-eleft unconnected while XTAL1 is driven as shown in Figure 2. There ar-eno requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is through a divide-by-two flip-flop,but minimum and maximum voltage high and low time specifications mustbe observed.
Restrictions on Certain Instructions
The AT89C2051 and is an economical and cost-effective member of Atmel’s growing family of microcontrollers. It contains 2 Kbytes of flash program memory. It is fully compatible with the MCS-51 architecture, andcan be programmed using the MCS-51 instruction set. However, there are a few considerations one must keep in mind when utilizing certain instructions to program this device.
All the instructions related to jumping or branching should be restricte-d such that the destination address falls within the physical program mem-ory space of the device, which is 2K for the AT89C2051. This should be the responsibility of the software programmer. For example, LJMP 7E0H would be a valid instruction for the AT89C2051 (with 2K of memory), w-hereas LJMP 900H would not.
1. Branching instructions:
LCALL, LJMP, ACALL, AJMP, SJMP, JMP @A+DPTR These uncon-ditional branching instructions will execute correctly as long as the progra-mmer keeps in mind that the destination branching address must fall withi-n the physical boundaries of the program memory size (locations 00H to 7FFH for the 89C2051). Violating the physical space limits may cause unkn-own program behavior.
CJNE [...], DJNZ [...], JB, JNB, JC, JNC, JBC, JZ, JNZ With these c-onditional branching instructions the same rule above applies. Again, violat-ing the memory boundaries may cause erratic execution.
For applications involving interrupts the normal interrupt service routin-e address locations of the 80C51 family architecture have been preserved.
2. MOVX-related instructions, Data Memory:
The AT89C2051 contains 128 bytes of internal data memory. Thus, inthe AT89C2051 the stack depth is limited to 128 bytes, the amount of ava-ilable RAM. External DATA memory access is not supported in this devi-ce, nor is external PROGRAM memory execution. Therefore, no MOVX [...] instructions should be included in the program.
A typical 80C51 assembler will still assemble instructions, even if the-y are written in violation of the restrictions mentioned above. It is the res-ponsibility of the controller user to know the physical features and limitati-ons of the device being used and adjust the instructions used correspondin-gly.
Program Memory Lock Bits
On the chip are two lock bits which can be left unprogrammed (U) o-r can be programmed (P) to obtain the additional features listed in the ta-ble below:
Lock Bit Protection Modes
Program Lock Bits
LB1 LB2
Protection Type
1 U U
No program lock features
2 P U
Further programming of the Flash is disabled.
3 P P
Same as mode 2, also verify is disabled.
Note:1.The Lock Bits can only be erased with the Chip Erase operation
Idle Mode
In idle mode, the CPU puts itself to sleep while all the onchip periph-erals remain active. The mode is invoked by software. The content of the on-chip RAM and all the special functions registers remain unchanged during this mode. The idle mode can be terminated by any enabled interrupt or b-y a hardware reset.
P1.0 and P1.1 should be set to ’0’ if no external pullups are used, or set to ’1’ if external pullups are used.
It should be noted that when idle is terminated by a hardware reset, t-he device normally resumes program execution, from where it left off, up-to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access tothe port pins is not inhibited. To eliminate the possibility of an unexpectedwrite to a port pin when Idle is terminated by reset, the instruction follow-ing the one that invokes Idle should not be one that writes to a port pin-or to external memory.
Power Down Mode
In the power down mode the oscillator is stopped, and the instruction that invokes power down is the last instruction executed. The on-chip RA-M and Special Function Registers retain their values until the power downmode is terminated. The only exit from power down is a hardware reset.R-eset redefines the SFRs but does not change the onchip RAM. The reset should not be activated before VCC is restored to its normal operatin-g level and must be held active long enough to allow the oscillator to res-tart and stabilize.
P1.0 and P1.1 should be set to ’0’ if no external pullups are used, or set to ’1’ if external pullups are used.
Programming The Flash
The AT89C2051 is shipped with the 2 Kbytes of on-chip PEROM co-de memory array in the erased state (i.e., contents = FFH) and ready to b-e programmed. The code memory array is programmed one byte at a tim-e. Once the array is programmed, to re-program any non-blank byte, the e-ntire memory array needs to be erased electrically.
Internal Address Counter: The AT89C2051 contains an internal PEROM address counter which is always reset to 000H on the rising edge of RST and is advanced by applying a positive going pulse to pin XTAL1.
Data Polling: The AT89C2051 features Data Polling to indicate the end ofa write cycle. During a write cycle, an attempted read of the last byte wri-tten will result in the complement of the written data on P1.7. Once the write cycle has been completed, true data is valid on all outputs, and the next cycle may begin. Data Polling may begin any time after a write cycl-e has been initiated.
Ready/Busy: The Progress of byte programming can also be monitored by the RDY/BSY output signal. Pin P3.1 is pulled low after P3.2 goes Highduring programming to indicate BUSY. P3.1 is pulled High again when pr-ogramming is done to indicate READY.
Program Verify: If lock bits LB1 and LB2 have not been programmed co-de data can be read back via the data lines for verification:
1. Reset the internal address counter to 000H by bringing RST from’L’to ’H’.
2. Apply the appropriate control signals for Read Code data and read the output data at the port P1 pins.
3. Pulse pin XTAL1 once to advance the internal address counter.
4. Read the next code data byte at the port P1 pins.
5. Repeat steps 3 and 4 until the entire array is read. The lock bits canno-t be verified directly. Verification of the lock bits is achieved by observin-g that their features are enabled.
Chip Erase: The entire PEROM array (2 Kbytes) and the two Lock Bits are erased electrically by using the proper combination of control signals a-nd by holding P3.2 low for 10 ms. The code array is written with all “1-"s in the Chip Erase operation and must be executed before any nonblankmemory byte can be re-programmed.
Reading the Signature Bytes: The signature bytes are read by the same p-rocedure as a normal verification of locations 000H, 001H, and 002H, exc-ept that P3.5 and P3.7 must be pulled to a logic low. The values returne-dare as follows.
(000H) = 1EH indicates manufactured by Atmel
(001H) = 21H indicates 89C2051
Programming Interface：
Every code byte in the Flash array can be written and the entire arra-y can be erased by using the appropriate combination of control signals. T-he write operation cycle is self-timed and once initiated, will automaticallytime itself to completion.
AT89C2051功能特性：
AT89C2051是一種低電壓，高性能CMOS 8位單片機(jī)，片內(nèi)含2k bytes的可反復(fù)擦寫的只讀程序存儲(chǔ)器（PEROM）和128 bytes的隨機(jī)隨取數(shù)據(jù)存儲(chǔ)器（RAM），器件采用ATMEL 公司的高密度，非易失性存儲(chǔ)技術(shù)生產(chǎn)，兼容標(biāo)準(zhǔn)MCS-51指令系統(tǒng)，片內(nèi)置通用8位中央處理器和Flash 存儲(chǔ)單元，功能強(qiáng)大AT89C2051單片機(jī)可為您提供許多高性價(jià)比的應(yīng)用場(chǎng)合。
AT89C2051提供以下標(biāo)準(zhǔn)功能：2k字節(jié)Flash閃速存儲(chǔ)器，128字節(jié)內(nèi)部RAM，15個(gè)I/O口線，兩個(gè)16位定時(shí)/計(jì)數(shù)器，一個(gè)5向量?jī)杉?jí)中斷結(jié)構(gòu)，一個(gè)全雙工串行通信口，內(nèi)置一個(gè)精密比較器，片內(nèi)振蕩器及時(shí)鐘電路。同時(shí)，AT89C2051可降至0Hz的表態(tài)邏輯操作，并支持兩種軟件可選的節(jié)電工作模式?？臻e方式停止CPU的工作，但允許RAM，定時(shí)/計(jì)數(shù)器，串行通信及中斷系統(tǒng)繼續(xù)工作。掉電方式保存RAM中的內(nèi)容，但振蕩器停止工作并禁止其它所有部件工作直到下個(gè)硬件復(fù)位。引腳結(jié)構(gòu)如下
振蕩器特征：
XTAL1、 XTAL2為片內(nèi)振蕩器的反相放大器的輸入和輸出端，如下圖所示?？刹捎檬⒕w或陶瓷振蕩器組成時(shí)鐘振蕩器，如需從外部輸入時(shí)鐘驅(qū)動(dòng)AT89C2051，時(shí)鐘信號(hào)從XTAL1輸入，XTAL2應(yīng)懸空。由于輸入到內(nèi)部電路經(jīng)過一個(gè)2分頻觸發(fā)器，所以輸入的外部時(shí)鐘信號(hào)無需要特殊要求，但它必須符合電平的最大和最小值及時(shí)序規(guī)范。
某些指令的約束條件：
AT89C2051是經(jīng)濟(jì)型低價(jià)位的微控制器，它含有2k字節(jié)的Flash閃速程序存儲(chǔ)器，指令系統(tǒng)與MCS—51完全兼容，可使用MCS—51指令系統(tǒng)對(duì)其進(jìn)行編程。但是在使用某些有關(guān)指令編程時(shí)，程序員須注意一些事項(xiàng)。
和跳轉(zhuǎn)或分支有關(guān)的指令有一定的空間約束，使目的地址能安全落在AT89C2051的2k字節(jié)的物理程序存儲(chǔ)器空間內(nèi)，程序員必須注意這一點(diǎn)。對(duì)于2k字節(jié)存儲(chǔ)器的AT89C2051來說，LJMP 7E0H是一條有效指令，而LJMP 900H則為無效指令。
1．分支指令：
對(duì)于LCALL、LJMP、ACALL、AJMP、SJMP、JMP@+DPTR等指令，只要程序員記住這些分支指令的目的地址在程序存儲(chǔ)器大小的物理范圍內(nèi)（AT89C2051程序地址空間為：000H—7FFH單元），這些無條件分支就會(huì)正確執(zhí)行，超出物理空間的限制會(huì)出現(xiàn)不可預(yù)知的程序出錯(cuò)。CJNE[……]、DJNZ[……]、JB、JNB、JC、JNC、JBC、JZ、JNZ等這些條件轉(zhuǎn)移指令的使用與上述原則一樣，同樣，超出物理空間的限制也會(huì)引起不可預(yù)知的程序出錯(cuò)。至于中斷的使用，80C51系列硬件結(jié)構(gòu)中已保留標(biāo)準(zhǔn)中斷服務(wù)子程序的地址。
2．與MOVX相關(guān)的指令，數(shù)據(jù)存儲(chǔ)器：
AT89C2051包含128字節(jié)內(nèi)部數(shù)據(jù)存儲(chǔ)器，這樣，AT89C2051的堆棧深度局限于內(nèi)部RAM的128字節(jié)范圍內(nèi)，它既不支持外部數(shù)據(jù)存儲(chǔ)器的訪問，也不支持外部程序存儲(chǔ)器的執(zhí)行，因此程序中不應(yīng)有MOVX[……]指令。
一般的80C51匯編器即使在違反上述指令約束而寫入指令時(shí)仍對(duì)指令進(jìn)行匯編，用戶應(yīng)了解正在使用的AT89C2051微控制器的存儲(chǔ)器物理空間和約束范圍，適當(dāng)?shù)卣{(diào)整所使用的指令尋址范圍以適應(yīng)AT89C2051。
程序存儲(chǔ)器的加密：AT89C2051可使用對(duì)芯片上的兩個(gè)加密位進(jìn)行編程（P）或不編程（U）來得到如下表所示的功能：
空閑模式：
在空閑模式下，CPU保持睡眠狀態(tài)而所有片內(nèi)的外設(shè)仍保持激活狀態(tài)，這種方式由軟件產(chǎn)生。此時(shí)，片內(nèi)RAM和秘有特殊功能寄存器的內(nèi)容保持不變?？臻e模式可由任何允許的中斷請(qǐng)求硬件復(fù)位終止。
P1.0 和P1.1在不使用外部上拉電阻的情況下應(yīng)設(shè)置為”0”，或者在使用上拉電阻的情況下設(shè)置為“1”。
應(yīng)注意的是：在用硬件復(fù)位終止空閑模式時(shí)，AT89C2051通常從程序停止一直到內(nèi)部復(fù)位獲得控制之前的兩個(gè)機(jī)器周期處恢復(fù)程序執(zhí)行。在這種情況下片內(nèi)硬件禁止對(duì)內(nèi)部RAM的讀寫，但允許對(duì)端口的訪問，要消除萬事硬件復(fù)位終止空閑模式對(duì)端口意外寫入的可能，原則上進(jìn)入空閑模式指令的下一條指令不應(yīng)對(duì)端口引腳或外部存儲(chǔ)器進(jìn)行訪問。
掉電模式：
在掉電模式，振蕩器停止工作，進(jìn)入掉電模式的指令性計(jì)劃是最后一條被執(zhí)行的指令，片內(nèi)RAM的特殊功能寄存器的內(nèi)容在終止掉電模式前被凍結(jié)。退出掉電模式的唯一方法是硬件復(fù)位，復(fù)位后將重新定義全部特殊功能寄存器但不改變RAM中的內(nèi)容，在VCC恢復(fù)到正常工作電平前，復(fù)位應(yīng)無效，且必須保持一定時(shí)間以使振蕩器重啟動(dòng)并穩(wěn)定工作。
P1.0 和P1.1在不使用外部上拉電阻的情況下應(yīng)設(shè)置為“0”，或者在使用外部上拉電阻時(shí)應(yīng)設(shè)為“1”。
Flash閃速存儲(chǔ)器的編程：
AT89C2051是在擦除狀態(tài)下用2k字節(jié)的片內(nèi)PEROM代碼存儲(chǔ)陣列封裝微控制器，其程序存儲(chǔ)器是可反復(fù)編程的。代碼存儲(chǔ)陣列一次編程一個(gè)字節(jié)，一旦陣列被編程，如需重新編程一非空字節(jié)，必須對(duì)整個(gè)存儲(chǔ)器陣列進(jìn)行電擦除。
內(nèi)部址計(jì)數(shù)器：AT89C2051內(nèi)部包含一個(gè)PEROM編程地址計(jì)數(shù)器，它總在RST上升沿到來時(shí)復(fù)位到000H，并在XTAL1引腳上出現(xiàn)正跳變脈沖時(shí)進(jìn)行加1計(jì)數(shù)。
數(shù)據(jù)查詢：AT89C2051具有寫周期結(jié)束的數(shù)據(jù)查詢功能，在寫周期期間，對(duì)最后寫入的字節(jié)嘗試將令P1.7上寫入數(shù)據(jù)通信的操作結(jié)束。當(dāng)寫周期完成，全部輸出端的真實(shí)數(shù)據(jù)有效，同時(shí)下一個(gè)周期開始，數(shù)據(jù)查詢可在寫周期被初始化的任一時(shí)刻開始。
Ready/Busy：字節(jié)編程的進(jìn)度可通過“RDY/BSY”輸出信號(hào)監(jiān)測(cè)，編程期間，P3.1引腳在P3.2變高“H”后被拉低來指示“BSY”，在編程結(jié)束后被再次拉高”H”來指示“RDY”。
程序校驗(yàn)：如果加密LB1、LB2沒有進(jìn)行編程，則代碼數(shù)據(jù)可通過校驗(yàn)數(shù)據(jù)線讀?。?
1．使RST從“L”變?yōu)椤癏”，復(fù)位內(nèi)部的地址計(jì)數(shù)器為期為000H。
2．對(duì)代碼數(shù)據(jù)加上正確的控制信號(hào)即可在P1口引腳上讀取數(shù)據(jù)。
3．XTAL1引腳跳變一次使內(nèi)部地址計(jì)數(shù)器加1。
4．從P1口讀取下一個(gè)代碼字節(jié)。
5．重復(fù)3到4步驟，即可將全部單元的數(shù)據(jù)讀取。加密位不可直接校驗(yàn)，加密位的校驗(yàn)可通過對(duì)存儲(chǔ)器和校驗(yàn)和寫入狀態(tài)來驗(yàn)證。
芯片擦除：利用控制信號(hào)的正確組合并保持P3.2引腳10mS的低電平即可將PEROM（2k字節(jié)）陣列和兩個(gè)加密位整片擦除，代碼陣列在片擦除操作中將任何非空單元寫入“1”可被再編程之前進(jìn)行。
讀片內(nèi)簽名字節(jié)：除P3.25、P3.7必須被拉成邏輯低電平外，讀簽名字節(jié)的過程和單元000H、001H及002H的正常校驗(yàn)相同，返回值意義如下：
（000H）=1EH聲明產(chǎn)品由ATMEL公司制造。
（001H）=2IH聲明為89C2051單片機(jī)。
編程接口：Flash閃速陣列中的每一代碼字節(jié)進(jìn)行寫入且整個(gè)存儲(chǔ)器可在控制信號(hào)的正確組合下進(jìn)行擦除，寫操作周期是自身寫時(shí)的，初始化后它將自動(dòng)定時(shí)到操作完成。
9
收藏